While doing a change in related area, I noticed there is no IRIW handling block in accessor_entry when reading volatile fields. This probably breaks PPC64 Zero. There is a block in bytecodeInterpreter.cpp for common code: if (cache->is_volatile()) { if (support_IRIW_for_not_multiple_copy_atomic_cpu) { OrderAccess::fence(); } AFAIU, this mostly affects 8u that does not have PPC64 port yet.
|